Timing and Design Closure in Physical Design Flows (invited)
نویسنده
چکیده
A physical design flow consists of producing a productionworthy layout from a gate-level netlist subject to a set of constraints. This paper focuses on the problems imposed by shrinking process technologies. It exposes the problems of timing closure, signal integrity, design variable dependencies, clock and power/ground routing, and design signoff. It also surveys some physical design flows, and outlines a refinementbased flow.
منابع مشابه
Chapter 7 LOGICAL AND PHYSICAL DESIGN: A FLOW PERSPECTIVE
A physical design flow consists of producing a production-worthy layout from a gate-level netlist subject to a set of constraints. This chapter focuses on the problems imposed by shrinking process technologies, and their solutions in the context of design flows with an emphasis on the complex interactions between logic optimization, placement, and routing. The chapter exposes the problems of ti...
متن کاملDFT closure
It is becoming evident that testability must be addressed throughout the entire design process. To successfully meet all the design goals of today's and tomorrow's enormously complex devices, swift convergence of function, timing, area and power requirements must be simultaneously accompanied by new test tools that enable rapid, predictable and repeatable DFT closure. Achieving successful DFT c...
متن کاملBlue Gene/L compute chip: Synthesis, timing, and physical design
compute chip: Synthesis, timing, and physical design A. A. Bright R. A. Haring M. B. Dombrowa M. Ohmacht D. Hoenicke S. Singh J. A. Marcella R. F. Lembach S. M. Douskey M. R. Ellavsky C. G. Zoellin A. Gara As one of the most highly integrated system-on-a-chip application-specific integrated circuits (ASICs) to date, the Blue Genet/L compute chip presented unique challenges that required extensi...
متن کاملFPGA Incremental Compilation—Divide and Conquer
For high-density, high-performance FPGA designs, the ability to iterate rapidly during design and debugging stages is critical to meet time-to-market demands. Today’s FPGA designers are encountering problems traditionally associated with ASIC designs, especially long place-and-route compilation times and difficulties achieving timing closure. To address these issues, FPGA and EDA vendors are be...
متن کاملWhat is Physical Synthesis?
VLSI technology scaling has caused interconnect delay to increasingly dominate the overall chip performance. A design that satisfies timing constraints after logic synthesis will not necessarily meet timing constraints after place-androute due to wire delays. Physical synthesis has been emerged as a necessary weapon for design closure. It is a core component of modern VLSI design methodologies ...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2002